Author - Paul Howard, P.E.

Technologies
- Analog
- Communications
- Components
- Digital ICs
- EDA
- Embedded
- Power
- Test
Design Hotspots
- Analog
- Embedded
- Power
- Green Design
Resources
Magazine
eBooks & Whitepapers
Shows
- electronica
- NI Week
- MTT-S
- DAC
- MD&M
- PCIM
- SID
- IEF
- ESC
- CTIA
- APEC
Jobs
More...
- eBooks
- Whitepapers
- Webcasts
- Job Zone
- Newsletters
- Blogs
- Hall of Fame
- RSS
- Subscribe

Click to view this week's ad screen

Paul Howard, P.E.	Write for Electronic Design
Paul Howard, P.E., a senior design engineer and team leader at Texas Instruments holds a BS in Electrical Engineering from Baylor University and an MS in Computer Science from the University of Texas at Dallas. Paul can be emailed at phoward@ti.com. Email address: phoward@ti.com
1 results found for Paul Howard, P.E., displaying items 1 - 1

March 5, 2008 [Design View / Design Solution]
Verify SoCs Faster And More Predictably With SystemVerilog And Constrained-Random Stimuli
Verifying the integration and operation of new IP in a legacy system-on-a-chip (SoC) becomes challenging. This is true particularly when the legacy SoC environment was built using a directed test methodology and validation of new IP requires corner case stimulus to achieve required functional coverage.